PIC18F452-I/ML【PDF 19/134 页】IC MCU FLASH 16KX16 A/D 44QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3813

15页 16页 17页 18页 [19页]20页 21页 22页 23页

1997 Microchip Technology Inc.

DS30444E - page 115

PIC16C9XX

14.5.1

INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered:

either rising if bit INTEDG (OPTION<6>) is set, or fall-

ing, if the INTEDG bit is clear. When a valid edge

appears

the

RB0/INT

pin,

bit

INTF

(INTCON<1>) is set. This interrupt can be disabled by

clearing enable bit INTE (INTCON<4>). Flag bit INTF

must be cleared in software in the interrupt service rou-

tine before re-enabling this interrupt. The INT interrupt

can wake-up the processor from SLEEP, if bit INTE was

set prior to going into SLEEP. The status of global inter-

rupt enable bit GIE decides whether or not the proces-

sor branches to the interrupt vector following wake-up.

See Section 14.8 for details on SLEEP mode.

14.5.2

TMR0 INTERRUPT

An overow (FFh

→ 00h) in the TMR0 register will set

ag bit T0IF (INTCON<2>). The interrupt can be

enabled/disabled by setting/clearing enable bit T0IE

(INTCON<5>). (Section 7.0)

14.5.3

PORTB INTCON CHANGE

An input change on PORTB<7:4> sets ag bit RBIF

(INTCON<0>). The interrupt can be enabled/disabled

by setting/clearing enable bit RBIE (INTCON<4>).

(Section 5.2)

14.6

Context Saving During Interrupts

During an interrupt, only the return PC value is saved

on the stack. Typically, users may wish to save key reg-

isters during an interrupt i.e., W register and STATUS

Example 14-1 stores and restores the STATUS, W, and

PCLATH registers. The register, W_TEMP, must be

dened in each bank and must be dened at the same

offset from the bank base address (i.e., if W_TEMP is

dened at 0x20 in bank 0, it must also be dened at

0xA0 in bank 1).

The example:

Stores the W register.

Stores the STATUS register in bank 0.

Stores the PCLATH register.

Executes the ISR code.

Restores the STATUS register (and bank select

bit).

Restores the W and PCLATH registers.

EXAMPLE 14-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM

MOVWF

W_TEMP

;Copy W to TEMP register, could be bank one or zero

SWAPF

STATUS,W

;Swap status to be saved into W

CLRF

STATUS

;bank 0, regardless of current bank, Clears IRP,RP1,RP0

MOVWF

STATUS_TEMP

;Save status to bank zero STATUS_TEMP register

MOVF

PCLATH, W

;Only required if using pages 1, 2 and/or 3

MOVWF

PCLATH_TEMP

;Save PCLATH into W

CLRF

PCLATH

;Page zero, regardless of current page

BCF

STATUS, IRP

;Return to Bank 0

MOVF

FSR, W

;Copy FSR to W

MOVWF

FSR_TEMP

;Copy FSR from W to FSR_TEMP

:(ISR)

MOVF

PCLATH_TEMP, W

;Restore PCLATH

MOVWF

PCLATH

;Move W into PCLATH

SWAPF

STATUS_TEMP,W

;Swap STATUS_TEMP register into W

;(sets bank to original state)

MOVWF

STATUS

;Move W into STATUS register

SWAPF

W_TEMP,F

;Swap W_TEMP

SWAPF

W_TEMP,W

;Swap W_TEMP into W

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式